Guidelines for Safe Simulation and Synthesis of Implicit Style Verilog
نویسندگان
چکیده
We discuss the classes of machines for which implicit style design is appropriate, and give guidelines for safe simulation and synthesis of implicit style Verilog that ensure the results of cycle based simulation agree with the results of synthesis. We also propose a minor revision to IEEE 1364 for bottom testing loops that improves the clarity of safe implicit style Verilog.
منابع مشابه
A Syn thesis Preprocessor that Converts Implicit St yle V erilog Into One-Hot Designs
Di erent synthesis vendors support di erent subsets of Verilog. One such subset is the implicit style state machine (multiple uses of edge triggered events within an always block). With this style, one c an obtain working silicon in less time because the implicit style is more like software design. Unfortunately, most synthesis vendors do not support the implicit style. To make the implicit sty...
متن کاملBlocking and Non-blocking Assignments in Explicit and Implicit Style Verilog Synthesis
We show transformations that convert blocking assignments into non-blocking assignments. Such transformations are useful because the parallel-processing nature of hardware is more easily conceptualized and mapped to technology with non-blocking assignment. To validate our theory, we synthesized using Synopsys FPGA Express, which supports both blocking and non-blocking assignments. Some of these...
متن کاملInteraction Between Race and Gender and Effect on Implicit Racial Bias Against Blacks
Background and aims: <span style="color: #221e1f; font-family: Optima ...
متن کاملCFD Simulation of Dimethyl Ether Synthesis from Methanol in an Adiabatic Fixed-bed Reactor
A computational fluid dynamic (CFD) study of methanol (MeOH) to dimethyl ether (DME) process in an adiabatic fixed-bed reactor is presented. One of the methods of industrial DME production is the catalytic dehydration of MeOH. Kinetic model was derived based on Bercic rate. The parameters of this equation for a specific catalyst were tuned by solving a one-dimensional homogenous model using MAT...
متن کاملDynamic Simulation of CNTFET-Based Digital Circuits
In this paper we propose a simulation study to carry out dynamic analysis of CNTFET-based digital circuit, introducing in the semi-empirical compact model for CNTFETs, already proposed by us, both the quantum capacitance effects and the sub-threshold currents. To verify the validity of the obtained results, a comparison with Wong model was carried out. Our mode...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998